RFQ/BOM 0 Iniciar sesión / Registro

Selecciona tu ubicación

imagen de usuario

The noise problem of MAX660ESA chip.

Hardware design
julio 02, 2020 by Pamela 501

In the actual application circuit, this chip will produce obvious noise. The capacitance can be reduced by adjusting the capacitance between CAP+ and CAP-, but the voltage will also change with the capacitance. Q: Is there any suitable way to eliminate the noise.

todos los comentarios

user image

Marquis Publicado en July 2, 2020

You can try a resistor in parallel.

0
user image

Ciaran Publicado en July 2, 2020

Sensitive to power supply ripple, no solution for common solutions, increase the power supply voltage to 5.5V, and then add low dropout LDO to output 5V.

0
user image

Gillian Publicado en July 2, 2020

Try to improve the resistance of 2 feet and 4 feet with the ground.

0

Escribe una respuesta

Necesitas iniciar sesión para responder. Iniciar sesión | Registro